Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs
(Sprache: Englisch)
This book presents models and procedures to design pipeline analog-to-digital converters, compensating for device inaccuracies, so that high-performance specs can be met within short design cycles. These models are capable of capturing and predicting the...
Jetzt vorbestellen
versandkostenfrei
Buch (Gebunden)
Fr. 118.00
inkl. MwSt.
- Kreditkarte, Paypal, Rechnungskauf
- 30 Tage Widerrufsrecht
Produktdetails
Produktinformationen zu „Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs “
This book presents models and procedures to design pipeline analog-to-digital converters, compensating for device inaccuracies, so that high-performance specs can be met within short design cycles. These models are capable of capturing and predicting the behavior of pipeline data converters within less than half-a-bit deviation, versus transistor-level simulations. As a result, far fewer model iterations are required across the design cycle. Models described in this book accurately predict transient behaviors, which are key to the performance of discrete-time systems and hence to the performance of pipeline data converters.
Klappentext zu „Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs “
This book presents models and procedures to design pipeline analog-to-digital converters, compensating for device inaccuracies, so that high-performance specs can be met within short design cycles. These models are capable of capturing and predicting the behavior of pipeline data converters within less than half-a-bit deviation, versus transistor-level simulations. As a result, far fewer model iterations are required across the design cycle. Models described in this book accurately predict transient behaviors, which are key to the performance of discrete-time systems and hence to the performance of pipeline data converters.
Inhaltsverzeichnis zu „Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs “
Pipeline ADC Overview.- Design Methodologies for Pipeline ADCs.- Pipeline ADC Electrical-level Synthesis Tool.- Behavioral Modeling of Pipeline ADCs.- Case Study: Design of a 10BIT@60MS Pipeline ADC.- Experimental Results and State of the Art.- Conclusions and Future Lines of Research.
Bibliographische Angaben
- Autoren: Jesús Ruiz-Amaya , Manuel Delgado-Restituto , Ángel Rodríguez-Vázquez
- 2011, XIII, 209 Seiten, Masse: 16,6 x 25 cm, Gebunden, Englisch
- Verlag: Springer, Berlin
- ISBN-10: 1441988459
- ISBN-13: 9781441988454
Sprache:
Englisch
Kommentar zu "Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs"
0 Gebrauchte Artikel zu „Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs".
Kommentar verfassen